## 組別：

$\qquad$簽名： $\qquad$

## ［group5］

1．True or False？
（a）We can use sub and its signed bit to implement＇set on less than＇in hardware．
（b）MIPS addu and addi instructions ignores overflow．
（c）When an exception occurs the PC is saved into the EPC register．

Ans：
（a）True，subtract the two numbers and check the signed bit，the signed bit is the result．
（b）False，addi will check for overflow．
（c）True．

## ［group4］

2．Please select the correct statements．
a．We can detect overflow in ALU by using XOR gate．
b．ALUOP 0000 is the control signal of add．
c．We can implement NOR with AND gate and inverters in ALU．
d．The operation of slt is subtract two input numbers and output the result of sign bit in ALU．

Ans：
a．True，since if the Carryin and Carryout of the last bits are different，the overflow happens．
b．False，it is the control signal of AND
c．True，A NOR B is the same as NOT A AND NOT B
d．True，slt is implemented by A subtract B，if the result is negative，then A is less than B．And we can tell the result by sign bit．
[group14]
3. Refer to the given figure. What is the following operator's ALUop code (4 bits)?


Function
and
or
add
subtract
set-on-less-than
nor

Ans:

| And | 0000 |
| :--- | :--- |
| Or | 0001 |
| add | 0010 |
| substract | 0110 |
| Set on less than | 0111 |
| nor | 1100 |

4. Please explain why the ripple carry adder is slower than the carry look-ahead adder?

## Ans.

In the ripple carry adder, the carry must be computed one by one. In the carry look-ahead adder, we can compute the carry for each bit without waiting for the carry to propagate from previous stages. Therefore, the ripple carry adder is slower than the carry look-ahead adder.

## [group12]

5. 

(1) Please give a brief explanation of the following three design tricks.
(a) divide and conquer.
(b) take pieces you know and try to put them together.
(c) solve part of the problem and extend.
(2) The ALU control of slt(set in less than) is 1110 and the ALU control of nor is 1100 , true or false?
(3) Selectors will determine whether the functional gate will operate, so that we can get the correct result directly. True or false?

Ans.
1
(a) Break the problems into simpler problems, solve them and glue together the solution.
(b) solve the basis case and then extend to the whole problem. (ex. recursive/iterative)
(c) use the function we understand to implement complex concepts. For example, A nor B = (not A) and (not B)

2
False. slt refers to 0111, not 1111 .

3
False. No matter what the control signal is, the gates still operate. However, the usage of selector is to select the ideal output.

## [group8]

6. For these 4 -bit signed number, which of them are overflow?
(a) $0010+1010$
(b) $1111+1000$
(c) $0011+0111$
(d) $1010+0100$

Ans:
(a)1100 carry in $1=$ carry out 1 , no overflow
(b) $0111 \quad$ carry in $1 \neq$ carry out 0 , overflow
(c) $1010 \quad$ carry in $0 \neq$ carry out 1 , overflow
(d) 1110 carry in $1=$ carry out 1 , no overflow

## [group7]

7. True or false, and give a brief explanation.
(A) Using MIPS instructions such as addu, addui, subu might cause exceptions on overflow.
(B) "Less" takes on the value of "set" for every bit when performing set-less-than.
(C) If we connect several 8-bit look-ahead adders to form a 32-bit cascaded look-ahead adder, there will be a total of 8 gate delays.
(D) Given ( $\mathrm{p} 1, \mathrm{~g} 1, \mathrm{p} 2, \mathrm{~g} 2$ ) $=(1,0,1,0)$ we can know for sure that $\mathrm{Cin} 3=0$.
(E) If Cin XOR Cout $=1$ for MSB, there is an overflow.

Ans:
(A) F, they do not cause exceptions on overflow
(B) F , less $=$ set for bit 0 . Less is 0 for other bits.
(C) T, we need four 8 -bit look-aheads in total. There are 2 gate delays per 8 -bit, so 8 gate delays in total.
(D) F, Cin3 $=\mathrm{g} 2+(\mathrm{p} 2 * \mathrm{~g} 1)+(\mathrm{p} 2 * \mathrm{p} 1 * \mathrm{~g} 0)+(\mathrm{p} 2 * \mathrm{p} 1 * \mathrm{p} 0 * \operatorname{Cin} 0)=0+0+\mathrm{g} 0+\mathrm{p} 0 * \operatorname{Cin} 0$. Because $(\mathrm{p} 0, \mathrm{~g} 0$, Cin0) are unknown, we can not know for sure that $\mathrm{Cin} 3=0$.
(E) T, overflow if Cin MSB != Cout MSB
8. The figure below is a 4-bit Carry Lookahead Adder. The symbol representations go as follows:

| $[\boldsymbol{A}[3: 0], \boldsymbol{B}[3: \mathbf{0}]$ : 4-bit inputs |  | $\boldsymbol{A}_{\boldsymbol{i}}$ | $B_{i}$ | $C_{i}$ | $C_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{P}_{\boldsymbol{i}}$ : Carry-Propagate for each 1-bit adder |  | 0 | 0 | x | 0 |
| $\boldsymbol{G}_{\boldsymbol{i}}$ : Carry-Generate for each 1-bit adder |  | 0 | 1 | 0 or 1 | $C_{i+1}$ |
| $\boldsymbol{S}_{\boldsymbol{i}}$ : Sum for each 1-bit adder |  | 1 | 0 | 0 or 1 | $=C_{i}$ |
| $\boldsymbol{C}_{\boldsymbol{i}}$ : Carry for each 1-bit adder | $\boldsymbol{G}_{\boldsymbol{i}}=1$ | 1 | 1 | x | 1 |


(1) Please express $\boldsymbol{P}_{\boldsymbol{i}}$ and $\boldsymbol{G}_{\boldsymbol{i}}$ (in Boolean expressions) using $\boldsymbol{A}_{\boldsymbol{i}}$ and $\boldsymbol{B}_{\boldsymbol{i}}$.
(2) The carry-out for each bit, $\boldsymbol{c}_{\boldsymbol{i}+\boldsymbol{1}}$, can be determined by $\boldsymbol{P}_{\boldsymbol{i}}$ and $\boldsymbol{G}_{\boldsymbol{i}}$. Express $\boldsymbol{C}_{\boldsymbol{i}+\boldsymbol{1}}$ using $\boldsymbol{P}_{\boldsymbol{i}}$ and $\boldsymbol{G}_{\boldsymbol{i}}$. $\left({ }^{*}\right.$ HINT: $\left.\quad \boldsymbol{C}_{i+1}=\boldsymbol{A}_{\boldsymbol{i}} \boldsymbol{B}_{\boldsymbol{i}}+\left(\boldsymbol{A}_{\boldsymbol{i}} \oplus \boldsymbol{B}_{\boldsymbol{i}}\right) \boldsymbol{C}_{\boldsymbol{i}}\right)$
(3) Using the result in (2), write down the formula for $\boldsymbol{C}_{\boldsymbol{1}}$.
(4) Write down the formula for $\boldsymbol{C}_{\mathbf{2}}$ (need to use the result in (3)).

Ans:
(1) $\left\{\begin{array}{l}\boldsymbol{P}_{\boldsymbol{i}}=\boldsymbol{A}_{\boldsymbol{i}} \oplus \boldsymbol{B}_{\boldsymbol{i}} \\ \boldsymbol{G}_{\boldsymbol{i}}=\boldsymbol{A}_{\boldsymbol{i}} \cdot \boldsymbol{B}_{\boldsymbol{i}}\end{array}\right.$
(2) $C_{i+1}=A_{i} B_{i}+\left(A_{i} \oplus B_{i}\right) C_{i}=G_{i}+P_{i} C_{i}$
(3) $C_{1}=G_{\mathbf{0}}+P_{0} C_{0}$
(4) $C_{2}=G_{1}+P_{1} C_{1}=G_{1}+P_{1}\left(G_{0}+P_{0} C_{0}\right)$

