
Cycles in Combinational Circuits

- Digital circuits are called combinational if they are **memory-less**: they have outputs that depend only on the current values of the inputs.
- **Common misconception**: combinational circuits cannot contain cycles
- There exists a class of combinational circuits whose minimum implementation MUST necessarily be cyclic



W. H. Kautz, "The Necessity of Closed Circuit Loops in Minimal Combinational Circuits," IEEE Transactions on Computers, Vol. C-19, pp. 162-166, 1970.

Cyclic Combinational Circuits

- Can they arise during synthesis?
- Recall Boolean optimization using DCs
 - Cycles result when you allow variables in the transitive fanout of a node to appear in it's don't cares (SDCs + ODCs) and use them in optimizing the node
- Many design automation tools break when they see combinational cycles
- Algorithms can be enhanced to work with cycles at the cost of modest slowdown

S. Malik, "Analysis of Cyclic Combinational Circuits," *IEEE Transactions on Computer-Aided Design*, Vol. 13, No. 7, pp. 950-956, 1994.

A. Raghunathan, P. Ashar and S. Malik, "Test generation for cyclic combinational circuits", *IEEE Transactions on Computer-Aided Design*, November 1995.

(my Design Automation course project!)

M. D. Riedel and J. Bruck, "The Synthesis of Cyclic Combinational Circuits," Design Automation Conference, pp. 163-168, 2003.

ECE 595Z: Digital VLSI Design Automation, Spring 2012

Summary: Technology-independent Multi-level Synthesis

- Boolean network model
- Algebraic transformations
- Boolean optimization using SDCs and ODCs



ECE 595Z Digital VLSI Design Automation

Module 5 (Lectures 14-20): Multi-level Synthesis Lecture 19



Anand Raghunathan MSEE 348 raghunathan@purdue.edu

Putting it together ... Multi-level Minimization in Practice : MIS / SIS


Multi-level Minimization in Practice : MIS / SIS

- Implement a wide range of useful optimization steps, exposed as commands to user
- Scripts : User specified "recipes" or sequences of steps


Example:

script.rugged	
sweep eliminate -1 simplify -m nocomp eliminate -1	
sweep eliminate 5 simplify -m nocomp resub -a	
fx resub -a sweep	
eliminate -1 sweep full_simplify -m nocor	mp


- Command : sweep
- Removes all nodes with a constant (0 or 1) function and all nodes with only 1 input
- Periodically "clean up" such nodes produced by other operations




• Example: sweep




- Command : eliminate
 <threshold>
- Eliminates all nodes whose "value" is ≤ threshold by collapsing them into their fanouts
- Value represents the number of literals saved by keeping the node
 - Approximated by number of times a node output appears in the factored form of its fanouts




• Example : eliminate



- Command : **simplify**
- Minimize SOP expression for each node in the network using a subset of the implicit don't cares
- "-m nocomp" means use ESPRESSO without computing the full off set
- Multiple options for how to compute don't cares, default uses a subset of transitive fanin of the node
- **full_simplify** : similar, except full-blown computation of don't cares



• Example: simplify




- Command : resub
- Re-substitute each node into every other node in the network
 - Explores using both the node output and its complement
- "-a" : use algebraic division
- Keeps iterating until network (literal count) improves

```
script.rugged
```

```
sweep
eliminate -1
simplify -m nocomp
eliminate -1
sweep
eliminate 5
simplify -m nocomp
resub -a
fx
resub -a
sweep
eliminate -1
sweep
full_simplify -m nocomp
```

• Example: resub




- Command: **fx**
- Finds all single-cube and double-cube divisors of nodes in the network
- Greedily extracts the "best" divisor as a node
- Usually followed by resub to see if the extracted factors are worth keeping
- Also see: commands gcx, gkx
 - Use the techniques we spoke about in class for kernels / cokernels

script.rugged


sweep eliminate -1 simplify -m nocomp eliminate -1 sweep eliminate 5 simplify -m nocomp resub -a fx resub -a sweep eliminate -1 sweep full_simplify -m nocomp

• Example: fx



Note: fx creates new nodes by extracting common factors resub substitutes existing network nodes into each other

- Overview of strategy used in script.rugged
- Four phases of optimization
 - Simpler to more complex
- Uses algebraic factoring division for extracting Round of aggressive factors and substitution Optimize
- Boolean optimization for node simplification



Summary

- Multi-level synthesis
 - Technology independent (completed)
 - Boolean network model
 - Operations: Extraction, Substitution, Elimination, Decomposition, Simplification
 - Algebraic model for factoring
 - Kernels / co-kernels
 - Algorithms using 0-1 matrices
 - Boolean optimization using don't cares
 - Synthesis in MIS / SIS
 - Technology mapping
 - We will cover this next


Further Reading

- "MIS: A Multiple-Level Logic Optimization System", R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, A. R. Wang, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 6, no. 6, Nov. 1987, pp. 1062 1081
- "Multilevel logic synthesis", R. K. Brayton, G. D. Hachtel, and A. Sangiovanni-Vincentelli, Proceedings of the IEEE, vol. 78, no. 2, Feb. 1990.
- "Logic synthesis for VLSI design", R. Rudell, Ph.D. thesis, U. C. Berkeley, 1989.
- "A Method for Concurrent Decomposition and Factorization of Boolean Expressions," J. Vasudevamurthy, J. Rajski, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 1990, pp. 510-513
 - Shows that only double-cube divisors are sufficient to detect whether common multi-cube divisors exist
 - Excellent results: Synthesized circuits have similar quality to kernelbased factoring, but 10X faster!

Technology Mapping : From Boolean Networks to Gates

Technology Mapping in the Logic Synthesis Flow


- Technology independent optimization produces a good "rough" structure for the network
- Technology mapping realizes the network using gates from a cell library






Technology Mapping

- Given
 - A Boolean network (already optimized using technology independent optimizations)
 - A library that contains cells (gates) that can be used, with models for area, delay, power
- Determine how to implement the given network using gates from the library (*optimally*)



Cell Library

- Contains variety of primitives (cells, or simple and complex gates)
 - Commercial libraries have dozens (or hundreds) of logic cells
 - Each function in different "drive strengths"
 - Richer cell libraries usually lead to better quality of results, while increasing the complexity of technology mapping



Approaches to Technology Mapping


- Rule-based (LSS, SOCRATES)
- Structural Pattern Matching (DAGON, MIS/SIS)
 - Represent each node of the network as a set of base Our functions (primitive gates):
 - Must be complete
 - Typically 2-input NAND and INVERTER
 - Network becomes a *subject graph*
 - Each gate of the library is likewise represented using the base set. This results in *pattern graphs*.
 - Represent each gate in all possible ways
 - **Cover** the subject graph with pattern graphs


Boolean matching

- Exploit Boolean relationships to find more / better matches
- Use BDD representations

Subject Graph


- Decompose each node of the Boolean network into base functions
 - 2-input NAND and INVERTER
- **Subject graph** is a directed acyclic graph (DAG)
- Not unique, any decomposition is OK







Pattern Graph

- Each gate in the library is represented using the same base functions
 - Pattern Graphs
 - Not unique
 - Represent each gate in all possible ways






NAND4




Pattern Graphs for NAND4

Pattern Graphs for a Simple Library




Technology Mapping as a Graph Covering Problem

- A cover is a collection of pattern graph *instances* such that
 - Every node of the subject graph is contained in one or more instances.
 - Each input required by a pattern graph instance is a primary input or the output of some other pattern graph instance
- Need to find the minimum cost cover
 - For now, we assume that cost of the cover = sum of the costs of pattern graph instances




Technology Mapping as a Graph Covering Problem

• Multiple solutions exist!




Technology Mapping as a Graph Covering Problem

• Multiple solutions exist!



Technology Mapping Using Graph Covering

- General Approach
 - Construct a subject DAG
 (Directed Acyclic Graph) for the Boolean network
 - Represent each gate in the target library by pattern DAGs
 - Find an optimal-cost covering of subject DAG using the collection of pattern DAGs
 - Challenge: Complexity of DAG covering
 - NP-hard
 - Remains NP-hard even when all nodes have in-degree ≤ 2



If subject graph and pattern graph are trees (each vertex has an out-degree of 1), then an efficient algorithm exists!