

CS4101 Introduction to Embedded Systems

Lab 3: Timer and Clock

Prof. Chung-Ta King Department of Computer Science National Tsing Hua University, Taiwan




Introduction

- In this lab, we will learn more advanced timer operations and clocking of MSP430 LanuchPad
 - Capture/compare block of the timer
 - Characteristics of different clock sources and their settings



Interior of MSP430G2553


National Tsing Hua University



2


Recall: MSP430 Timer_A

- TAR (0170h): the counter itself
- <u>TACTL</u> (0160h): register to control TAR settings
- TACCR0 (0172h): target for counting
- Others: clock source selection, flags





Timer_A Capture/Compare Block



National Tsing Hua University


- May contain several Capture/Compare Blocks
- Each C/C block is controlled by a control register, TACCTLx
- Inside each C/C block, the Capture/Compare Register, TACCRx, holds the count to configure timer
- But, all C/C blocks within Timer_A share the same timer block: TAR

Modes of Capture/Compare Block

- Compare mode:
 - Compare the value of TAR with the value stored in TACCRx and update an output when they match
- Capture mode: used to record time events
 - Records the "time" (value in TAR) at which the input changes into TACCRx
 - The input, usually CCIxA and CCIxB, can be either external or internal from another peripheral or software, depending on board connections




Capture Basics



- Capture time (i.e. count value) when Capture Input signal occurs
- When capture is triggered, count value is placed in CCR and an interrupt is generated



Compare Basics



- Capture time (i.e. count value) when Capture Input signal occurs
- When capture is triggered, count value is placed in CCR and an interrupt is generated



TACCTLx

TACCTLx, Capture/Compare Control Register


15	14		13	12	11	10	9	8
СМх			CCISx		SCS	SCCI	Unused	CAP
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	r	rO	rw-(0)
7	6		5	4	3	2	1	0
OUTMODx				CCIE	CCI	OUT	COV	CCIFG
rw-(0)	rw-(0)		rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)
СМх	Bit 15-14	Captu	ire mode					
		00	No capture					
		01	Capture on	rising edge				
		10	Capture on	falling edge				
		11	Capture on	both rising and fall	ing edges			
CCISx	Bit 13-12	Capture/compare input select. These bits select the TACCRx input signal. See the device-specific data sheet for specific signal connections.						ecific data
		00	CCIxA					
		01	CCIxB					
		10	GND					
		11	V _{cc}					
SCS	Bit 11	Synch	hronize captur	e source. This bit is	used to synchro	nize the capture inp	out signal with the	timer clock.
		0	Asynchron	ous capture				
		1	Synchrono	us capture				
SCCI	Bit 10		hronized captu ad via this bit	re/compare input. 1	The selected CCI	input signal is latch	ned with the EQU	k signal and can
Unused	Bit 9	Unus	ed. Read only.	Always read as 0.				
	tional Tsing F	lua U	niversity					8

TACCTL cont'd

САР	Bit 8	Capture mode				
		0 Compare mode				
		1 Capture mode				
оитмор	x Bits 7-5	Output mode. Modes 2, 3, 6, and 7 are not useful for TACCR0, because EQUx = EQU0.				
		000 OUT bit value				
		001 Set				
		010 Toggle/reset				
		011 Set/reset				
		100 Toggle				
		101 Reset				
		110 Toggle/set				
		111 Reset/set				
CCIE	Bit 4	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag.				
		0 Interrupt disabled				
		1 Interrupt enabled				
CCI	Bit 3	Capture/compare input. The selected input signal can be read by this bit.				
OUT	Bit 2	Output. For output mode 0, this bit directly controls the state of the output.				
		0 Output low				
		1 Output high				
cov	Bit 1	Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software.				
		0 No capture overflow occurred				
		1 Capture overflow occurred				
CCIFG	Bit 0	Capture/compare interrupt flag				
		0 No interrupt pending				
		1 Interrupt pending				
Z WA UNIS	National Ising F	Hua University				

Example of Compare Mode

- Exact behavior of a Capture/Compare Block depends on setting of the corresponding control register, e.g.
 - TAR counts to TACCRO and resets (i.e., TACCRO determines frequency (along with TAR input frequency))
 - At Output Mode 3, EQU1 is set when TAR>TACCR1 (i.e., TACCR1 determines pulse width)





Lab 3

• Basic 1:


- Flash both red and green LEDs at 1 Hz. The green LED should be on for 0.5 sec and off for 0.5 sec. The red LED should be on for 0.2 sec and off for 0.8 sec.
- Use TAR to keep a cycle time of 1 sec. Use TACCR1 to control the green LED and TACCR2 to control the red LED.

• Bonus:

 Flash the green LED at 1 Hz by polling Timer_A. When the button is pressed, run Basic 1 for 4.8 sec. Then, return to Flash the green LED at 1 Hz.




MSP430 Clock System





Needs for Clocking

- A timer is no more than a counter and has no direct concept of time.
- It is the programmer's job to establish a relation between the value in the counter and real time.
 - This depends on the frequency of the clock for the timer.



- A clock is a square wave signal whose edges trigger hardware
 - Systems usually have conflicting requirements for clocks



Different Requirements for Clocks

• Devices often in a low-power mode until some event occurs, then must wake up and handle event rapidly

Clock must get to be stabilized quickly

- Devices also need to keep track of real time: (1) can wake up periodically, or (2) time-stamp external events
- Therefore, two kinds of clocks often needed:
 - A fast clock to drive CPU, which can be started and stopped rapidly but need not be particularly accurate
 - A slow clock that runs continuously to monitor real time, which must use little power and be accurate



Different Requirements for Clocks


- Different clock sources also have different characteristics
 - *Crystal*: accurate and stable (w.r.t. temperature or time); expensive, delicate, drawing large current, external component, longer time to start up/stabilize
 - Resistor and capacitor (RC): cheap, quick to start, integrated within microcontroller and sleep with CPU; poor accuracy and stability
 - Ceramic resonator and MEMS clocks in between

Need multiple clocks



Clock System of MSP430

- Variety of osc sources on-chip (cheap, reliable) and offchip (accurate)
- Rich selection of oscillator sources routed to internal clocks





Clocks in MSP430

Name Description		Used-by	Typical Speed	
MCLK	Master Clock	CPU	Fast	
SMCLK	Sub-Master Clock	Peripherals	Fast	
ACLK	Auxiliary Clock	Peripherals	Slow	

- Master clock (MCLK): for CPU and some peripherals, normally driven by *digitally controlled oscillator* (DCO)
- Subsystem master clock (SMCLK): distributed to peripherals, normally driven by DCO
- Auxiliary clock (ACLK): distributed to peripherals, normally for real-time clocking and driven by a low-frequency crystal oscillator, typically at 32 KHz




Clock Sources

- Low- or high-frequency crystal oscillator, LFXT1:
 - External; used with a low- or high frequency crystal; an external clock signal can also be used; connected to MSP430 through XIN and XOUT pins
- High-frequency crystal oscillator, XT2:
 - External; similar to LFXT1 but at high frequencies
- Very low-power, low-frequency oscillator, VLO:
 - Internal at 12 KHz; alternative to LFXT1 when accuracy of a crystal is not needed; may not available in all devices
- Digitally controlled oscillator, DCO:
 - Internal; a highly controllable RC oscillator that starts fast



From Sources to Clocks

- Typical sources of clocks:
 - MCLK, SMCLK: DCO (typically at 1.1 MHz)
 - ACLK: LFXT 1 (typically at 32 KHz)





Controlling Clocks

- In MSP430, the Basic Clock Module is also an IO peripheral and can be controlled by registers, DCOCTL and BCSCTL1–3
 - DCOCTL (056h): configure DCO
 - BCSCTL1 (basic clock system control 1, 057h): configure ACLK
 - BCSCTL2 (basic clock system control 2, 058h): configure MCLK, SMCLK
 - BCSCTL3 (basic clock system control 3, 053h): control
 LFXT1/VLO



Control Registers for Clocks

Control Registers for Clock System Table 5-1. Basic Clock Module+ Registers

Register	Short Form	Register Type	Address	Initial State
DCO control register	DCOCTL	Read/write	056h	060h with PUC
Basic clock system control 1	BCSCTL1	Read/write	057h	087h with POR ⁽¹⁾
Basic clock system control 2	BCSCTL2	Read/write	058h	Reset with PUC
Basic clock system control 3	BCSCTL3	Read/write	053h	005h with PUC ⁽²⁾
SFR interrupt enable register 1	IE1	Read/write	000h	Reset with PUC
SFR interrupt flag register 1	IFG1	Read/write	002h	Reset with PUC

Some of the register bits are also PUC initialized (see Section 5.3.2).


The initial state of BCSCTL3 is 000h in the MSP430AFE2xx devices.

 DCOCTL and BCSCTL1 combined define the frequency of DCO, among other settings



DCOCTL (at Memory Address 056h)

DCOCTL, DCO Control Register



 DCOx
 Bits
 DCO frequency select.
 These bits select which of the eight discrete DCO

 7-5
 frequencies of the RSELx setting is selected.

 MODx
 Bits
 Modulator selection.
 These bits define how often the f_{DCO+1} frequency is

4-0 used within a period of 32 DCOCLK cycles. During the remaining clock cycles (32–M Tag-Length-Value used. Not useable when DCOx=7.

 $DCOCTL = CALDCO_1MHZ;$

// Set DCO step + modulation



 Tag-Length-Value (TLV) stores device-specific information in the flash memory to set DCOCTL and BCSCTL1 for DCO frequency

Label	Description	Offset
CALBC1_1MHZ	Value for the BCSCTL1 register for 1 MHz, $T_A = 25^{\circ}C$	0x07
CALDCO_1MHZ	Value for the DCOCTL register for 1 MHz, $T_A = 25^{\circ}C$	0x06
CALBC1_8MHZ	Value for the BCSCTL1 register for 8 MHz, $T_A = 25^{\circ}C$	0x05
CALDCO_8MHZ	Value for the DCOCTL register for 8 MHz, $T_A = 25^{\circ}C$	0x04
CALBC1_12MHZ	Value for the BCSCTL1 register for 12 MHz, $T_A = 25^{\circ}C$	0x03
CALDCO_12MHZ	Value for the DCOCTL register for 12 MHz, $T_A = 25^{\circ}C$	0x02
CALBC1_16MHZ	Value for the BCSCTL1 register for 16 MHz, $T_A = 25^{\circ}C$	0x01
CALDCO_16MHZ	Value for the DCOCTL register for 16 MHz, $T_A = 25^{\circ}C$	0x00

DCO Calibration Data (Device Specific)

BCSCTL1 = CALBC1_1MHZ;

// Set range

 $DCOCTL = CALDCO_1MHZ;$





BCSCTL1, Basic Clock System Control Register 1

7	6	5	4	3	2	1	0		
XT2OFF	XTS ⁽¹⁾⁽²⁾	[DIVAx		RSELx				
rw-(1)	rw-(0)	rw-(0)	rw-(0)	rw-0	rw-1	rw-1	rw-1		
XT2OFF	Bit 7	XT2 off. This bit tu	rns off the XT2 oscil	lator					
		0 XT2 is on							
		1 XT2 is off	(T2 is off if it is not used for MCLK or SMCLK.						
XTS	Bit 6	LFXT1 mode select	t.						
		0 Low-frequency mode							
		1 High-frequ	ency mode						
DIVAx	Bits 5-4	Divider for ACLK							
00 /1									
	01 /2								
		10 /4							
		11 /8							
RSELx		Range select. Sixteen different frequency ranges are available. The lowest frequency range is selected by setting RSELx=0. RSEL3 is ignored when DCOR = 1.							

BCSCTL1 = CALBC1 1MHZ;

// Set range



BCSCTL2

National Tsing Hua University

BCSCTL2, Basic Clock System Control Register 2 **SMCLK** MCLK 0 DCOR⁽¹⁾⁽²⁾ SELMx DIVSx DIVMx SELS rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 SELMx Select MCLK. These bits select the MCLK source. Bits 7-6 00 DCOCLK DCOCLK 01 XT2CLK when XT2 oscillator present on-chip. LFXT1CLK or VLOCLK when XT2 oscillator not 10 present on-chip. 11 LFXT1CLK or VLOCLK **DIVMx** Bits 5-4 Divider for MCLK 00 /1 /2 01 14 10 11 /8 SELS Select SMCLK. This bit selects the SMCLK source. Bit 3 DCOCLK 0 1 XT2CLK when XT2 oscillator present. LFXT1CLK or VLOCLK when XT2 oscillator not present DIVSx Bits 2-1 Divider for SMCLK 00 /1 BCSCTL2 SELM 3 + DIVM 3; MCLK = VLO/8= /8 11 國立清華大學



BCSCTL3

National Tsing Hua University

In MSP430G2231 7 0 6 з XT2OF⁽²⁾ XT2Sx LFXT1Sx XCAPx⁽¹⁾ LFXT1OF⁽¹⁾ rw-0 rw-0 rw-0 rw-1 r0 r-(1) Bits 7-6 XT2 range select. These bits select the frequency range for XT2. XT2Sx 0.4- to 1-MHz crystal or resonator 00 01 1- to 3-MHz crystal or resonator 10 3- to 16-MHz crystal or resonator 11 Digital external 0.4- to 16-MHz clock source LFXT1Sx Bits 5-4 Low-frequency clock select and LFXT1 range select. These bits select between LFXT1 and VLO when XTS = 0, and select the frequency range for LFXT1 when XTS = 1. When XTS = 0: 00 32768-Hz crystal on LFXT1 01 Reserved 10 VLOCLK (Reserved in MSP430x21x1 devices) 11 Digital external clock source When XTS = 1 (Not applicable for MSP430x20xx devices) 00 0.4- to 1-MHz crystal or resonator 01 1- to 3-MHz crystal or resonator 10 3- to 16-MHz crystal or resonator BCSCTL3 // Enable VLO as MCLK/ACLK src = LFXT1S 01 Reserved 40 VILOOL IZ 國立清華大學

BCSCTL3, Basic Clock System Control Register 3

Interrupt Flag Register 1 (IFG1)

• OFIFG oscillator-fault flag is set when an oscillator fault (LFXT1OF) is detected.

IFG1, Interrupt Flag Register 1

7	6	5	4	3	2	1	0
						OFIFG	
						rw-1	
	Bits 7-2 TI	These bits may be used by other modules. See device-specific data sheet.					
OFIFG		Oscillator fault interrupt flag. Because other bits in IFG1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.					
	0	0 No interrupt pending					
	1	1 Interrupt pending					
	Bits 0 TI	This bit may be used by other modules. See device-specific data sheet.					

IFG1 &= ~OFIFG;

// Clear OSCFault flag



Recall Sample Code for Timer_A

• Flash red LED at 1 Hz if SMCLK at 800 KHz

```
#include <msp430g2553.h>
#define LED1 BIT0
void main (void) {
  WDTCTL = WDTPW | WDTHOLD; // Stop watchdog timer
  P1OUT = \sim LED1; P1DIR = LED1; TACCR0 = 49999;
  TACTL = MC 1 | ID 3 | TASSEL 2 | TACLR; //Setup Timer A
  //up mode, divide clk by 8, use SMCLK, clr timer
  for (;;) { // Loop forever
    while (!(TACTL&TAIFG)) { // Wait time up
    } // doing nothing
    TACTL &= ~TAIFG; // Clear overflow flag
    P1OUT ^= LED1; // Toggle LEDs
  } // Back around infinite loop
```



Sample Code for Setting Clocks

```
• Set DCO to 1MHz, enable crystal
```

```
#include <msp430g2231.h> (#include <msp430g2553.h> )
void main(void) {
 WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer
  if (CALBC1 1MHZ == 0 \times FF || CALDCO 1MHZ == 0 \times FF)
     while(1); // If TLV erased, TRAP!
 BCSCTL1 = CALBC1 1MHZ; // Set range
 DCOCTL = CALDCO 1MHZ;
  P1DIR = 0x41; // P1.0 \& 6 outputs (red/green LEDs)
  P1OUT = 0x01; // red LED on
 BCSCTL3 |= LFXT1S 0; // Enable 32768 crystal
  IFG1 &= ~OFIFG;// Clear OSCFault flag
  P1OUT = 0; // red LED off
 BCSCTL2 |= SELS + DIVS 3; // SMCLK = DCO/8
  // infinite loop to flash LEDs
```

國立盾華大学 National Tsing Hua University

}

Lab 3

• Basic 2:

- Flash the green LED at 1 Hz by polling Timer_A, which is driven by ACLK sourced by VLO.
- Hint: Since TAR register is 16-bit (0~65535) long, you should be careful of its overflow by using clock source "Divider".

