# Message Encoding Techniques For Efficient Array Redistribution ${ }^{1}$ 

Yeh-Ching Chung ${ }^{2}$ and Ching-Hsien Hsu<br>Department of Information Engineering<br>Feng Chia University, Taichung, Taiwan 407, ROC<br>Tel : 886-4-4517250 x2706<br>Fax: 886-4-4515517<br>Email : ychung, chhsu@pine.iecs.fcu.edu.tw


#### Abstract

In this paper, we present message encoding techniques to improve the performance of BLOCK-CYCLIC(kr) to BLOCK-CYCLIC(r) (and vice versa) array : redistribution algorithms. The message encoding techniques are machine independent and could be used with different algorithms. By incorporating the techniques in array redistribution algorithms, one can reduce the computation overheads and improve the overall performance of array redistribution algorithms. To evaluate the performance of the techniques, we have implemented the message encoding techniques into some array redistribution algorithms on an IBM SP2 parallel machine. The experimental results show that the execution time of array redistribution algorithms with the message encoding techniques is $3 \%$ to $22 \%$ faster than those without the message encoding techniques.


Keywords: array redistribution, distributed memory multicomputers, message encoding.

## 1. Introduction

Array redistribution, in general, can be performed in two phases, the send phase and the receive phase. In the send phase, a processor $P_{i}$ has to determine all the data sets that will be sent to destination processors, pack those data sets, and send those packed data sets to their destination processors. In the receive phase, a processor $P_{i}$ has to determine all the data sets that will be received from source processors, receive those data sets, and unpack data elements in those data sets to their corresponding local array positions. This means that each processor $P_{i}$ should compute the following four sets.

- Destination Processor Set (DPS[ $P_{i}$ ]) : the set of processors to which $P_{i}$ has to send data.
- Send Data Sets $\left(\bigcup_{P: \in \operatorname{DPS}\left[P_{i}\right]} \operatorname{SDS}\left[P_{i}, P_{j}\right]\right)$ : the sets
of array elements that processor $P_{i}$ has to send to
its destination processors, where $\operatorname{SDS}\left[P_{i}, P_{j}\right]$ denotes the set of array elements that processor $P_{i}$ has to send to its destination processor $P_{j}$.
- Source Processor Set $\left(\operatorname{SPS}\left[P_{j}\right]\right)$ : the set of processors from which $P_{j}$ has to receive data.
- Receive Data Sets ( $\left.\bigcup_{p_{i} \in \operatorname{SPS}\left[P_{j}\right]} \operatorname{RDS}\left[P_{j}, P_{i}\right]\right)$ : the
sets of array elements that $P_{j}$ has to receive from its source processors, where $\operatorname{RDS}\left[P_{j}, P_{i}\right]$ denotes the set of array elements that processor $P_{j}$ has to receive from its source processor $P_{i}$.

Since array redistribution is performed at run-time, there is a performance trade-off between the efficiency of a new data decomposition for a subsequent phase of an algorithm and the cost of redistributing data among processors. Thus efficient methods for performing array redistribution are of great importance for the development of distributed memory compilers. In this paper, we present the message encoding techniques to improve the performance of array redistribution algorithms. For the message encoding techniques, in the send phase, a source processor encodes the unpacking information into messages that will be sent to its destination processors. In the receive phase, for a destination processor, according to the encoded unpacking information, one can perform unpacking process without calculating the RDS.

The paper is organized as follows. In Section 2, a brief survey of related work will be presented. In Section 3, the message encoding techniques for array redistribution will be described in details. The encoding and unpacking algorithms used by the message encoding techniques for array redistribution will be given in Section 4. The performance evaluation will be presented in Section 5

## 2. Related Work

Gupta et al. [2] derived closed form expressions

[^0]to efficiently determine the send/receive processor/data sets. Similar approaches was also presented in [1,6,9,12]. Thakur et al. [10, 11] presented algorithms for run-time array redistribution in HPF programs. In [8], Ramaswamy et al. used a mathematical representation, PITFALLS, for regular data redistribution. Similar approach in finding the intersections between LHS and RHS of array statements was also presented in [3].

Kaushik et al. [5] proposed a multi-phase redistribution approach for array redistribution. In [14], portion of array elements were redistributed in sequence in order to overlap the communication and computation. In [15], a spiral mapping technique was proposed to reduce communication conflicts when performing a redistribution. Kalns and Ni [4] proposed a processor mapping technique to minimizes the amount of data exchange for redistribution. In [7], a generalized circulant matrix formalism was proposed to reduce the communication overheads redistribution. Walker et al. [13] used the standardized message passing interface, MPI, to express the redistribution operations.

## 3. Message Encoding Techniques

In general, the BLOCK-CYCLIC(s) to BLOCKCYCLIC $(t)$ redistribution can be classified into three types,

- $s$ is divisible by $t$, i.e. BLOCK-CYCLIC( $s=k r$ ) to BLOCK-CYCLIC $(t=r)$ redistribution,
- $t$ is divisible by $s$, i.e. BLOCK-CYCLIC $(s=r)$ to BLOCK-CYCLIC $(t=k r)$ redistribution,
- $s$ is not divisible by $t$ and $t$ is not divisible by $s$.

To simplify the presentation, we use $k r \rightarrow r, r \rightarrow k r$, and $s \rightarrow t$ to represent the first, the second, and the third types of redistribution, respectively, for the rest of the paper.

Definition 1: Given a BLOCK-CYCLIC(s) to BLOCK-CYCLIC $(t)$ redistribution, BLOCKCYCLIC( $s$ ), BLOCK-CYCLIC $(t), s$, and $t$ are called the source distribution, the destination distribution, the source distribution factor, and the destination distribution factor of the redistribution, respectively.

Definition 2: Given an $s \rightarrow t$ redistribution on $A[1: N]$ over $M$ processors, the source (destination) local array of processor $P_{i}\left(P_{j}\right)$, denoted by $S L A_{i}[0: N / M-1]$ ( $\left.D L A_{j}[0: N / M-1]\right)$, is defined as the set of array elements that are distributed to processor $P_{j}\left(P_{j}\right)$ in the source (destination) distribution, where $0 \leq i, j \leq M-1$.

Definition 3: Given an $s \rightarrow t$ redistribution on $A[1: N]$ over $M$ processors, the source (destination) processor of an array element in $A[1: N]$ or $D L A_{j}[0: N / M-1]$ (SLA $\left.[0: N / M-1]\right)$ is defined as the processor that owns the array element in the source (destination) distribution, where $0 \leq i, j \leq M-1$.

Definition 4: Given an $s \rightarrow t$ redistribution on $A[1: N]$ over $M$ processors, we define $S G: S L A_{i}[m] \rightarrow$ $A[k]$ is a function that converts a source local array element $S L A_{i}[m]$ of $P_{i}$ to its corresponding global array element $A[k]$ and $D G: D L A_{j}[n] \rightarrow A[l]$ is a function that converts a destination local array element $D L A_{j}[n]$ of $P_{j}$ to its corresponding global array element $A[l]$, where $1 \leq k, l \leq N$ and $0 \leq m, n$ $\leq N / M-1$.

Definition 5: Given an $s \rightarrow t$ redistribution on A $1: N]$ over $M$ processors, a global complete cycle ( $G C C$ ) of $A[1: N]$ is defined as $M$ times the least common multiple of $s$ and $t$, i.e., $G C C=M \times l c m(s, t)$. We define $A[1: G C C]$ as the first global complete cycle of $A[1: N], A[G C C+1: 2 \times G C C]$ as the second global complete cycle of $A[1: N]$, and so on.

Definition 6: Given an $s \rightarrow t$ redistribution, a local complete cycle ( $L C C$ ) of a local array $S L A_{i}[0: N / M-1]$ (or $D L A_{j}[0: N / M-1]$ ) is defined as the least common multiple of $s$ and $t$, i.e., $L C C=\operatorname{lcm}(s, t)$. We define $S L A_{i}[0: L C C-1]\left(D L A_{j}[0: L C C-1]\right)$ as the first local complete cycle of $S L A_{i}[0: N / M-1]\left(D L A_{j}[0: N / M-1]\right)$, $S L A_{i}[L C C: 2 \times L C C-1]\left(D L A_{j}[L C C: 2 \times L C C-1]\right)$ as the second local complete cycle of of $S L A_{i}[0: N / M-1]$ ( $D L A_{j}[0: N / M-1]$ ), and so on.

### 3.1 The Message Encoding Technique for $k r \rightarrow r$ Redistribution

Due to the page limitation, we omit the proof of lemmas presented in this paper.

Lemma 1: Given an $s \rightarrow t$ redistribution on $A[1: N]$ over $M$ processors, $\quad S L A_{i}[m], \quad S L A_{i}[m+L C C]$, $S L A_{i}[m+2 \times L C C], \ldots$, and $S L A_{i}[m+N / M \times L C C]$ have the same destination processor, where $0 \leq i \leq M-1$ and $0 \leq m \leq L C C-1$.

Lemma 2: Given a $k r \rightarrow r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$ and array elements in $S L A_{i}[x \times L C C:(x+1) \times L C C-1]$, if the destination processor of $S G\left(S L A_{i}\left[a_{0}\right]\right)$, $S G\left(S L A_{i}\left[a_{1}\right]\right), \quad \ldots, \quad S G\left(S L A_{i}\left[a_{\gamma-1}\right]\right)$ is $P_{j}$, then $S G\left(S L A_{i}\left[a_{0}\right]\right), S G\left(S L A_{i}\left[a_{1}\right]\right), \ldots, S G\left(S L A_{i}\left[a_{\gamma 1}\right]\right)$ are in the consecutive local array positions of $D L A_{j}[0: N / M-$ 1], where $0 \leq x \leq N / G C C-1$ and $x \times L C C \leq a_{0}<a_{1}<a_{2}$ $<\ldots<a_{\gamma-1}<(x+1) \times L C C$.

Lemma 3: Given a $k r \rightarrow r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$, if $S L A_{i}[a]$ and $S L A_{i}[b]$ are the first element in $S L A_{i}[x \times L C C:(x+1) \times L C C-1]$ and $S L A_{i}[(x+1) \times L C C$ : $(x+2) \times L C C-1]$, respectively, with the same destination processor $P_{j}$ and $S G\left(S L A_{i}[a]\right)=$ $D G\left(D L A_{j}[\alpha]\right)$, then $S G\left(S L A_{i}[b]\right)=D G\left(D L A_{j}[\alpha+k r]\right)$, where $0 \leq x \leq N / G C C-2$ and $0 \leq \alpha \leq N / M-1$.

Given a $k r \rightarrow r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$, we assume that there are $\gamma$ array elements in $S L A_{i}[0: L C C-1]$ whose destination processor is $P_{f}$. In the receive phase, if the first array element of the message will be
unpacked to $D L A_{j}[\alpha]$, according to Lemmas 1,2 , and 3 , the first $\gamma$ array elements of the message will be unpacked to $D L A_{j}[\alpha: \alpha+\gamma-1]$, the second $\gamma$ array elements of the message will be unpacked to $D L A_{j}[\alpha+k r: \alpha+k r+\gamma-1]$, the third $\gamma$ array elements of the message will be unpacked to $D L A_{j}[\alpha+2 k r: \alpha+2 k r+\gamma-1]$, and so on. Therefore, if we know the values of $\alpha$ and $\gamma$ in the send phase and encode the values of $\alpha$ and $\gamma$ as the first and the second elements of a message, respectively, then we can perform the unpacking process without computing the receive data sets in the receive phase.

Given a $k r \rightarrow r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$, the values of $\alpha$ and $\gamma$ can be computed by the following equations:

$$
\alpha=\left\{\begin{array}{lll}
\lfloor\operatorname{lank}(F) \times k / M\rfloor \times r & \text { if } & \operatorname{tank}(B) \geq \bmod (\operatorname{rank}(P) \times k, M \\
(\operatorname{Lank}(P) \times k / M\rfloor+1) \times r & \text { otherwise }
\end{array}\right.
$$

$$
\gamma=\left\{\begin{array}{lc}
(\lfloor k / M\rfloor+1) & \times r  \tag{2}\\
\text { if } \bmod ((\operatorname{rark}(P))+M- \\
\left\lfloor L_{k} / M\right\rfloor \times r & \bmod (\operatorname{rank} k(P) \times k, M), M)<\bmod (k, M) \\
\text { otherwise }
\end{array}\right.
$$

where $\operatorname{rank}\left(P_{i}\right)$ and $\operatorname{rank}\left(P_{j}\right)$ are the ranks of processors $P_{i}$ and $P_{j}$, respectively.

### 3.2 The Message Encoding Technique for $r \rightarrow k r$ Redistribution

Lemma 4: Given a $r \rightarrow k r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$ and array elements in $S L A_{i}[x \times L C C:(x+1) \times L C C-1]$, if the destination processor of $S G\left(S L A_{i}\left[a_{0}\right]\right)$, $S G\left(S L A_{i}\left[a_{1}\right]\right), \quad \ldots, \quad S G\left(S L A_{i}\left[a_{\gamma_{1}}\right]\right) \quad$ is $\quad P_{j}, \quad$ and $S G\left(S L A_{i}\left[a_{0}\right]\right)=D G\left(D L A_{j}[\alpha]\right)$, then $S G\left(S L A_{i}\left[a_{r}\right]\right)=$ $D G\left(D L A_{j}[\alpha+M r]\right), S G\left(S L A_{i}\left[a_{2 r}\right]\right)=D G\left(D L A_{j}[\alpha+\right.$ $2 M r]), \ldots$, and $S G\left(S L A_{i}\left[a_{\gamma_{-}-1}\right]\right)=D G\left(D L A_{j}[\alpha+(\gamma / r-1)\right.$ $\times M r]$ ), wherc $0 \leq \alpha \leq N / M-1,0 \leq x \leq N / C C C-1$ and $x \times L C C \leq a_{0}<a_{1}<a_{2}<\ldots<a_{\gamma-1}<(x+1) \times L C C$.

Given an $r \rightarrow k r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$, we assume that there are $\gamma$ array elements in $S L A_{i}[0: L C C-1]$ whose destination processor is $P_{j}$. In the receive phase, if the first array element of the message will be unpacked to $D L A_{j}[\beta]$, according to Lemmas 1 , and 4 , the first $\gamma$ array elements of the message will be unpacked to $D L A_{j}\left[\beta: \beta+r-1 \mathrm{j}, D L A_{j} \mid \beta+M r: \beta+M r+\right.$ $r-1], D L A_{j}[\beta+2 M r: \beta+2 M r+r-1], \ldots$, and $D L A_{j}[\beta+(\gamma / r-1) \times M r: \beta+(y / r-1) \times M r+r-1]$; the second $\gamma$ array elements of the message will be unpacked to $D L A_{j}[\beta+k r: \beta+k r+r-1], D L A_{j}[\beta+k r+M r: \beta+$ $k r+M r+r-1], D L A_{j}[\beta+k r+2 M r: \beta+k r+2 M r+$ $r-1], \ldots$, and $D L A_{j}[\beta+k r+(\gamma / r-1) \times$ $M r: \beta+k r+(\gamma r-1) \times M r+r-1]$, and so on. Therefore, if we know the values of $\beta$ and $\gamma \beta$, then we can perform the unpacking process without computing the RDS in the receive phase.

Given an $r \rightarrow k r$ redistribution on $A[1: N]$ over $M$ processors, for a source processor $P_{i}$, the value of $\gamma$ can be computed by Equation 2. The value of $\beta$ can be computed by the following equation,

$$
\begin{align*}
& \beta=\bmod \left(\operatorname{rank}\left(P_{i}\right)+M-\right. \\
& \left.\quad \bmod \left(\operatorname{rank}\left(P_{j}\right) \times k, M\right), M\right) \times r \tag{3}
\end{align*}
$$

## 4. Incorporate Message Encoding Techniques with Array Redistribution Algorithms

To incorporate the message encoding techniques with the $k r \rightarrow r$ and $r \rightarrow k r$ redistribution algorithms, we need the following four algorithms.

```
Algorithm kr_to_r_encoding(k,r,M)
            For each destination processor }\mp@subsup{P}{j}{}\mathrm{ in DPS[ }\mp@subsup{P}{i}{}]\mathrm{ do
                { calculate \alpha and }\gamma\mathrm{ using Equations
                    I and 2, respectively;
                    send_mes}\mp@subsup{\mp@code{j}}{[}{}[0]=\alpha
    4. send_mesj[1]=\gamma, }
end of kr_to_r_encoding
```

Algorithm $k r_{-}$to_r_unpacking $(k, r, M, N)$
1. $\quad P_{j}$ receives a message recv_mes from source
processor $P_{i}$
$\alpha=r$ cev_-mes ${ }_{i}[0] ; \gamma=r e c v_{-}$mes $_{i}[1] ;$
length $h_{i}=2 ;$ cycle $=N /(M \times k r)$;
count $=0 ;$ index $=\alpha-k r$;
while (count <cycle)
\{ index $+=k r$;
for $(x=0 ; x<\gamma ; x++)$
$D L A_{j}[$ inde $x+x]$
$=$ recv_mes ilength $\left._{i}++\right] ;$
count++; \}
end_of_kr_to_r_unpacking

```
Algorithm r_to_kr_encoding \((k, r, M)\)
        For each destination processor \(P_{j}\) in \(\operatorname{DPS}\left[P_{i}\right]\) do
            \{ calculate \(\beta\) and \(\gamma\) using Equations
                3 and 2 , respectively;
                send_mesj \([0]=\beta\);
    4. \(\quad\) send_mes \([1]=\gamma\}\)
end_of_r_to_kr_encoding
```

```
Algorithm \(r_{-}\)to_kr_unpacking \((k, r, M, N)\)
    1. \(P_{j}\) receives a message in recv_mes from source
        processor \(P\)
        \(\beta=\) recv_mes \(_{i}[0] ; \gamma=\) recv_mes m \(_{i}[1] ;\)
        length \(h_{i}=2\); cycle \(=N /(M \times k r)\);
        count \(=0\); index \(=\beta-k r\);
        local_index \(=0\);
        while (count <cycle)
            \{ index \(+=k r\);
                local_index \(=\) index \(-M \times r\)
                    for ( \(x=0 ; x<\gamma / r ; x++\) )
                    \(\{\) local_index \(+=M \times r\);
                                    for \((\bar{y}=0 ; y<r ; y++)\)
                                    local_array(local_index+y)
                                    \(=r e c v_{-}\)mes \(_{i}\left(\right.\) leng \(^{2} h_{i}++\) ) ; \}
                count \(++;\}\)
    \begin{tabular}{c} 
13. \(\begin{array}{c}\text { count }++; \\
\text { nd_of_r_to_kr_unpacking }\end{array}\) \\
\hline
\end{tabular}
```


## 5. Performance Evaluation and Experimental Results

To evaluate the performance of the proposed
message encoding techniques, we have implemented the message encoding techniques into algorithms presented in [10, 11] for $k r \rightarrow r$ and $r \rightarrow k r$ redistribution on a 16 -nodes SP 2 . We called algorithms with and without the message encoding techniques MET_REDIS and REDIS, respectively.

Table 1 gives the execution time and the percentages of the performance improvement of MET_REDIS over REDIS. The execution time of redistribution in the synchronous communication model is about $15 \%$ to $22 \%$ faster than that of REDIS. In the asynchronous model, the execution time of redistribution is about $3 \%$ to $7 \%$ faster than that of REDIS. We have noted that the improvement percentage of the synchronous model is greater than that of the asynchronous model. This is because that the computation and communication can be overlapped in the asynchronous model, but can not be overlapped in the synchronous model. For the cases of $k=10,20,50$, and BLOCK to CYCLIC (and viceversa) redistribution, we have similar results (Due to the page limitation, we did not show the results here).

## 6. Conclusions

In this paper, based on $k r \rightarrow r$ and $r \rightarrow k r$ redistribution, we have developed the message encoding techniques. The message encoding techniques are machine independent and could be used with different array redistribution algorithms. By incorporating the techniques in array redistribution algorithms, one can reduce the computational overheads. The experimental results show that the execution time of array redistribution algorithms with the message encoding techniques is $3 \%$ to $22 \%$ faster than those without the message encoding techniques.

## References

[1] S. Chatterjee, J. R. Gilbert, F. J. E. Long, R. Schreiber, and S.-H. Teng, "Generating Local Address and Communication Sets for Data Parallel Programs," JPDC, Vol. 26, pp. 72-84, 1995
[2] S. K. S. Gupta, S. D. Kaushik, C.-H. Huang, and P. Sadayappan, "On Compiling Array Expressions for Efficient Execution on Distributed-Memory Machines," JPDC, Vol. 32, pp. 155-172, 1996.
[3] S. Hiranandani, K. Kennedy, J. Mellor-Crammey, and A. Sethi," Compilation technique for block-cyclic
distribution," In Proc. ACM Intl. Conf. on Supercomputing, pp. 392-403, July 1994.
[4] E. T. Kalns, and L. M. Ni, "Processor Mapping Technique Toward Efficient Data Redistribution, " IEEE TPDS, vol. 6, no. 12, December 1995.
[5] S. D. Kaushik, C. H. Huang, J. Ramanujam, and P. Sadayappan, "Multiphase array redistribution: Modeling and evaluation," In Proc. of IPPS, pp. 441445, 1995.
[6] K. Kennedy, N. Nedeljkovic, and A. Sethi, "Efficient address generation for block-cyclic distribution," In Proc. of Intl. Conf. on Supercomputing, Barcelona, pp. 180-184, July 1995.
[7] Y.-W. Lim, Prashanth B. Bhat, and Viktor, K. Prasanna, "Efficient Algorithms for Block-Cyclic Redistribution of Arrays," Proceedings of the Eighth IEEE Symposium on Parallel and Distributed Processing, pp. 74-83, 1996.
[8] S. Ramaswamy, B. Simons, and P. Banerjee, "Optimization for efficient array Redistribution on Distributed Memory Multicomputers," JPDC, Vol. 38, pp. 217-228, 1996.
[9] J. M. Stichnoth, D. O'Hallaron, and T. R. Gross," Generating communication for array statements: design, implementation, and evaluation," $J P D C$. Vol. 21, pp. 150-159, 1994.
[10] R. Thakur, A. Choudhary, and G. Fox, "Runtime array redistribution in HPF programs," Proc. 1994 Sculable High Performance Computing Conf. , pp. 309-316, May 1994.
[11] Rajeev. Thakur, Alok. Choudhary, and J. Ramanujam, "Efficient Algorithms for Array Redistribution, "IEEE $T P D S$, vol. 7, no. 6, JUNE 1996.
[12] A. Thirumalai and J. Ramanujam, "HPF array statements: Communication generation and optimization," 3th workshop on Languages, Compilers and Run-time system for Scalable Computers, Troy. NY, May 1995.
[13] David W. Walker, Steve W. Otto, "Redistribution of BLOCK-CYCLIC Data Distributions Using MPI," Technical Report ORNL/TM-12999, Computer Science and Mathematics Division, Oak Ridge National Laboratory, 1995.
[14] A. Wakatani and M. Wolfe, "A New Approach to Array Redistribution: Strip Mining Redistribution," In Proc. of Parallel Architectures and Languages Europe, July 1994.
[15] A. Wakatani and M. Wolfe, "Optimization of array redistribution for distributed memory multicomputer, " In Parallel Computing(submitted), 1994.

Table 1: The percentages of the performance improvement of MET_REDIS over REDIS.

| BLOCK-CYCLIC(4) to BLOCK-CYCLIC(2) |  |  |  | BI OCK-CYCI IC.(2) to BLOCK-CYCLIC(4) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (Synchronous) |  |  |  | (Synchronous) |  |  |  |
| SIZE | REDIS | MET REDIS | Improvement | SIZE | REDIS | MET_REDIS | Improvement |
| 64 | 0.7 | 0.597 | $14.7 \%$ | 64 | 0.456 | 0.405 | $7.6 \%$ |
| 640 | 0.811 | 0.627 | 22.7\% | 640 | 0.572 | 0.523 | 8.6\% |
| 6400 | 2.056 | 1.76 | 14.4\% | 6400 | 2.165 | 2.031 | 6.2\% |
| (Asynchronous) |  |  |  | (Asynchronous) |  |  |  |
| 64 | 0.52 | 0.506 | $2.7 \%$ | 64 | 0.424 | 0.395 | $6.8 \%$ |
| 640 | 0.635 | 0.613 | $3.5 \%$ | 640 | 0.455 | 0.431 | 5.3\% |
| 6400 | 1.816 | 1.694 | $6.7 \%$ | 6400 | 2.087 | 1.957 | 6.2\% |

Time unit : ms


[^0]:    ${ }^{1}$ The work of this paper was partially supported by NSC of R.O.C. under contract NSC-86-2213-E035-023.
    ${ }^{2}$ The correspondence addressee.

